

Embedded systems:

Nios II Software development

Platform designer

The screenshot shows the Platform Designer interface for a system named 'nios2_system'. The left pane shows a tree view of components and their connections. The main table lists the components and their ports:

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags
<input checked="" type="checkbox"/>		clk_0	Clock Source						
		clk_in	Clock Input	clk	<i>exported</i>				
		clk_in_reset	Reset Input	reset					
		clk	Clock Output	<i>Double-click to export</i>	clk_0				
		clk_reset	Reset Output	<i>Double-click to export</i>					
<input checked="" type="checkbox"/>		cpu	Nios II Processor						
		clk	Clock Input	<i>Double-click to export</i>	clk_0				
		reset	Reset Input	<i>Double-click to export</i>	[clk]				
		data_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]				
		instruction_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]				
		irq							
		debug_reset_request							
		debug_mem_slave							
		custom_instruction_master							
<input checked="" type="checkbox"/>		onchip_mem							
		clk1							
		s1							
		reset1							
<input checked="" type="checkbox"/>		jtag_uart							
		clk							
		reset							
		avalon_jtag_slave							
		irq							
<input checked="" type="checkbox"/>		sys_clk_timer							
		clk							
		reset							
		s1							
		irq							
<input checked="" type="checkbox"/>		led_pio							
		clk							
		reset							
		s1							
		external_connection							
<input checked="" type="checkbox"/>		sw_pio							
		clk							
		reset							
		s1							
		external_connection							
<input checked="" type="checkbox"/>		interrupt_pio							
		clk							
		reset							
		s1							
		external_connection							
		irq							
<input checked="" type="checkbox"/>		i2c_avalon_mm_if							
		clock							
		reset							
		avalon_slave_0							
		conduit_scl							
		conduit_sda							

- Allows a digital system to be designed by interconnecting selected components
- Interconnections are made through the Avalon bus.
- Bus arbitration, bus width matching and even clock domain crossing are all handled automatically when generating the system.

Nios II software build tools (SBT)

The screenshot displays the Eclipse IDE interface for a Nios II project. The Project Explorer on the left shows a tree structure with a box labeled "Software application project" pointing to the `nios2_hal` directory. The main editor window shows the source code for `hello_world.c`, which includes headers like `<stdio.h>`, `<system.h>`, `<io.h>`, `<altera_avalon_pio_regs.h>`, `<sys/alt_irq.h>`, `<unistd.h>`, and `"i2c_avalon_mm_if.h"`. It also includes `"adx1345.h"`. The code defines a global variable `volatile int edge_capture;` and an interrupt service routine `static void handle_interrupts(void* context)`. A box labeled "HAL Board Support Package project" points to the `nios2_hal_bsp` directory in the Project Explorer. The Outline view on the right lists the project's files and functions, including `stdio.h`, `system.h`, `io.h`, `altera_avalon_pio_regs.h`, `sys/alt_irq.h`, `unistd.h`, `i2c_avalon_mm_if.h`, `adx1345.h`, `edge_capture : volatile int`, `handle_interrupts(void*) : void`, `init_interrupt_pio() : void`, and `main() : int`. The status bar at the bottom indicates "No consoles to display at this time." and "Writable Smart Insert 2:1".

Software application project

HAL Board Support Package project

```
16
17
18 #include <stdio.h> // access to printf
19 #include <system.h> // access to information about the Nios II hardware sys
20 #include <io.h> // access to the IORD and IOWR functions
21 #include <altera_avalon_pio_regs.h> // access to functions that can read an
22 #include <sys/alt_irq.h> // access to the IRQ routines
23 #include "unistd.h"
24 #include "i2c_avalon_mm_if.h"
25
26 #include "adx1345.h"
27
28
29
30 /* Declare a global variable to holds the edge capture value
31  * Declaring a variable as volatile tells the compiler that
32  * the value of the variable may change at any time without
33  * any action being taken by the code the compiler finds nearby.
34  * This variable will be connected to the interrupt register which
35  * is controlled from HW and not SW. The compile will therefor not
36  * find any code that controls this variable, and if not declared as
37  * volatile, the compile may decided to optimize and remove this variable.
38  */
39 volatile int edge_capture;
40
41 /* This is the ISR which will be called when the system signals an interrup
42  */
43 static void handle_interrupts(void* context)
44 {
45     //Cast context to edge_capture's type
46     //Volatile to avoid compiler optimization
47     //this will point to the edge_capture variable.
48     volatile int* edge_capture_ptr = (volatile int*) context;
49
50     //Read the edge capture register on the PIO and store the value
51     //The value will be stored in the edge_capture variable and accessible
52     //from other parts of the code.
53     *edge_capture_ptr = IORD_ALTERA_AVALON_PIO_EDGE_CAP(INTERRUPT_PIO_BASE)
54 }
```


Outline

- stdio.h
- system.h
- io.h
- altera_avalon_pio_regs.h
- sys/alt_irq.h
- unistd.h
- i2c_avalon_mm_if.h
- adx1345.h
- edge_capture : volatile int
- handle_interrupts(void*) : void
- init_interrupt_pio() : void
- main() : int


No consoles to display at this time.

Writable Smart Insert 2:1

Nios II system development flow



Hardware and Software development flow




Platform designer

Generates hardware system




(.vhd + .sopcinfo)

Extract system information from the SOPC information file (.sopcinfo).



Nios II
Software build tools

BSP Editor



Generates a custom HAL board support package (BSP) specific to your hardware configuration



(settings.bsp + system.h)

System.h:
Complete software description of the NIOS II system

Generate SW programming file



(.elf)

Hardware Abstraction Layer (HAL)


- HAL must be based on a specific hardware system
- HAL library generation (Nios II):
 - Platform designer generates a hardware system (.vhd + .sopcinfo)
 - NIOS II software Build Tools (SBT) extract system information from the SOPC information file (.sopcinfo).
 - NIOS II Software Build Tools (SBT) generates a custom HAL board support package (BSP) specific to your hardware configuration.
 - System.h: Complete software description of the NIOS II system
 - Changes in the hardware configuration automatically propagate to the HAL device driver configuration when the BSP is re-generated.
- HAL device driver abstraction provides a clear distinction between application and device driver software.
 - Promotes reusable application code that is resistant to changes in the underlying hardware.

Nios II HAL

- Lightweight embedded runtime environment that provides a simple device driver interface for programs to connect to the underlying hardware.
- NIOS II HAL application program interface (API) is integrated with the ***newlib ANSI C standard library***.
- Newlib intended for use with embedded system that lack any kind of operating system.
 - Use HW independent parts of the standard C-library
 - Rely on calls to Board Support Package (BSP) for HW specific information
- HAL allows to access devices and files using familiar C library functions such as e.g. printf()

Chap 6-8 in Nios II Software developer's handbook:


https://www.altera.com/en_US/pdfs/literature/hb/nios2/n2sw_nii5v2gen2.pdf



```
#include <stdio.h>
```

Newlib: <https://sourceware.org/newlib/>


BSP Editor



HAL settings are reflected in the system.h file


NIOS II SW Development

- Each NIOS II program consists of:
 - an application project,
 - optional user library projects, and
 - a board support package (BSP) project
- The build process creates an Executable and Linking Format File (**.elf**) which runs on a NIOS II processor



#include <system.h>

- Provides a complete software description of the NIOS II system hardware
- Describes each peripheral in the system
 - The hardware configuration of peripheral
 - The base address
 - Interrupt request (IRQ) information (if any)
 - A symbolic name for the peripheral
- NIOS II SBT generates system.h file for HAL BSP projects
- Do not edit system.h !!



Ex. from a system.h

```
/*
 * System configuration
 *
 */

#define ALT_DEVICE_FAMILY "Cyclone V"
#define ALT_ENHANCED_INTERRUPT_API_PRESENT
#define ALT_IRQ_BASE NULL
#define ALT_LOG_PORT "/dev/null"
#define ALT_LOG_PORT_BASE 0x0
#define ALT_LOG_PORT_DEV null
#define ALT_LOG_PORT_TYPE ""
#define ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS 0
#define ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS 1
#define ALT_NUM_INTERRUPT_CONTROLLERS 1
#define ALT_STDERR "/dev/jtag_uart"
#define ALT_STDERR_BASE 0x11048
#define ALT_STDERR_DEV jtag_uart
#define ALT_STDERR_IS_JTAG_UART
#define ALT_STDERR_PRESENT
#define ALT_STDERR_TYPE "altera_avalon_jtag_uart"
#define ALT_STDIN "/dev/jtag_uart"
#define ALT_STDIN_BASE 0x11048
#define ALT_STDIN_DEV jtag_uart
#define ALT_STDIN_IS_JTAG_UART
#define ALT_STDIN_PRESENT
#define ALT_STDIN_TYPE "altera_avalon_jtag_uart"
#define ALT_STDOUT "/dev/jtag_uart"
#define ALT_STDOUT_BASE 0x11048
#define ALT_STDOUT_DEV jtag_uart
#define ALT_STDOUT_IS_JTAG_UART
#define ALT_STDOUT_PRESENT
#define ALT_STDOUT_TYPE "altera_avalon_jtag_uart"
#define ALT_SYSTEM_NAME "nios2_system"
```

```
/*
 * Define for each module class mastered by the CPU
 *
 */

#define __ALTERA_AVALON_JTAG_UART
#define __ALTERA_AVALON_ONCHIP_MEMORY2
#define __ALTERA_AVALON_PIO
#define __ALTERA_AVALON_SYSID_QSYS
#define __ALTERA_AVALON_TIMER
#define __ALTERA_NIOS2_GEN2
```

```
/*
 * interrupt_pio configuration
 *
 */

#define ALT_MODULE_CLASS_interrupt_pio altera_avalon_pio
#define INTERRUPT_PIO_BASE 0x11020
#define INTERRUPT_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define INTERRUPT_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define INTERRUPT_PIO_CAPTURE 1
#define INTERRUPT_PIO_DATA_WIDTH 3
#define INTERRUPT_PIO_DO_TEST_BENCH_WIRING 0
#define INTERRUPT_PIO_DRIVEN_SIM_VALUE 0
#define INTERRUPT_PIO_EDGE_TYPE "FALLING"
#define INTERRUPT_PIO_FREQ 50000000
#define INTERRUPT_PIO_HAS_IN 1
#define INTERRUPT_PIO_HAS_OUT 0
#define INTERRUPT_PIO_HAS_TRI 0
#define INTERRUPT_PIO_IRQ 5
#define INTERRUPT_PIO_IRQ_INTERRUPT_CONTROLLER_ID 0
#define INTERRUPT_PIO_IRQ_TYPE "EDGE"
#define INTERRUPT_PIO_NAME "/dev/interrupt_pio"
#define INTERRUPT_PIO_RESET_VALUE 0
#define INTERRUPT_PIO_SPAN 16
#define INTERRUPT_PIO_TYPE "altera_avalon_pio"
```

Nios II hardware development

System Contents Address Map Interconnect Requirements

System: nios2_system Path: interrupt_pio_ext

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		clk_0 clk_in clk_in_reset clk clk_reset	Clock Source Clock Input Reset Input Clock Output Reset Output	clk reset <i>Double-click to export</i> <i>Double-click to export</i>	<i>exported</i> clk_0			
<input checked="" type="checkbox"/>		onchip_mem clk1 s1 reset1	On-Chip Memory (RAM or ROM) Clock Input Avalon Memory Mapped Slave Reset Input	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk1] [clk1]	0x0000_8000 0x0000_cfff		
<input checked="" type="checkbox"/>		cpu clk reset data_master instruction_master irq debug_reset_request debug_mem_slave custom_instruction_master	Nios II Processor Clock Input Reset Input Avalon Memory Mapped Master Avalon Memory Mapped Master Interrupt Receiver Reset Output Avalon Memory Mapped Slave Custom Instruction Master	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk] [clk] [clk]	IRQ 0 0x0001_0800 0x0001_0fff	IRQ 31	
<input checked="" type="checkbox"/>		jtag_uart clk reset avalon_jtag_slave irq	JTAG UART Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk]	0x0001_1048 0x0001_104f		16
<input checked="" type="checkbox"/>		sys_clk_timer clk reset s1 irq	Interval Timer Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk] [clk]	0x0001_1000 0x0001_101f		1
<input checked="" type="checkbox"/>		sysid clk reset control_slave	System ID Peripheral Clock Input Reset Input Avalon Memory Mapped Slave	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk]	0x0001_1040 0x0001_1047		
<input checked="" type="checkbox"/>		led_pio clk reset s1 external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	clk_0 [clk] [clk]	0x0001_1030 0x0001_103f		
<input checked="" type="checkbox"/>		interrupt_pio clk reset s1 external_connection irq	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> led_pio_ext interrupt_pio_ext <i>Double-click to export</i>	clk_0 [clk] [clk]	0x0001_1020 0x0001_102f		5

Accessing HAL peripherals

Useful HAL macros

#include <io.h>

- Provides C language macros IORD and IOWR
- Enables HAL device drivers to access hardware registers
- Components can easily be moved to different address areas without changing the software

Macro	Use
IORD(BASE, REGNUM)	Read the value of the register at offset REGNUM in a device with base address BASE. Registers are assumed to be offset by the address width of the bus.
IOWR(BASE, REGNUM, DATA)	Write the value DATA to the register at offset REGNUM in a device with base address BASE. Registers are assumed to be offset by the address width of the bus.
IORD_32DIRECT(BASE, OFFSET)	Make a 32-bit read access at the location with address BASE+OFFSET.
IORD_16DIRECT(BASE, OFFSET)	Make a 16-bit read access at the location with address BASE+OFFSET.
IORD_8DIRECT(BASE, OFFSET)	Make an 8-bit read access at the location with address BASE+OFFSET.
IOWR_32DIRECT(BASE, OFFSET, DATA)	Make a 32-bit write access to write the value DATA at the location with address BASE+OFFSET.
IOWR_16DIRECT(BASE, OFFSET, DATA)	Make a 16-bit write access to write the value DATA at the location with address BASE+OFFSET.
IOWR_8DIRECT(BASE, OFFSET, DATA)	Make an 8-bit write access to write the value DATA at the location with address BASE+OFFSET.

#include <io.h>

- IORD() / IOWR()
 - Offset is the word offset of the register
 - Word size assumed to be 32-bit so offsets 0,1,2,3 etc, maps to byte offsets 0,4,8,12
- IORD_XXDIRECT() / IOWR_XXDIRECT()
 - Data size oriented
 - Offset is in bytes and choice of macro dictates the width of the access.
 - Can be used to access slave ports that contains byte enables and has multiple values stored in a single wide register

HAL macros

IORD (BASE, 0x1);

3	2	1	0
7	6	5	4

Word
oriented

IORD_32DIRECT (BASE, 0x4);

3	2	1	0
7	6	5	4

IORD_16DIRECT(BASE, 0x2);

3	2	1	0
7	6	5	4

byte
oriented

IORD_8DIRECT(BASE, 0x7);

3	2	1	0
7	6	5	4

HAL Peripherals

- All peripherals must have a header file that defines the peripheral's low-level interface to hardware
- Therefore, all peripherals support the HAL to some extent
- However, some peripherals might not provide device drivers
- If drivers are not available, use only the definitions provided in the header files to access the hardware
- Some peripherals provide functions that are not based on the HAL generic device models
 - For example, Altera provides a general-purpose parallel I/O (PIO) core for use with the NIOS II processor system
 - The PIO peripheral does not fit in any class of generic device models provided by the HAL, and so it provides a header file and a few dedicated functions only

```
#include "altera_avalon_pio_regs.h"
```

PIO macros in altera_avalon_pio_regs.h

```
#include <io.h>

#define IOADDR_ALTERA_AVALON_PIO_DATA(base)          __IO_CALC_ADDRESS_NATIVE(base, 0)
#define IORD_ALTERA_AVALON_PIO_DATA(base)          IORD(base, 0)
#define IOWR_ALTERA_AVALON_PIO_DATA(base, data)    IOWR(base, 0, data)

#define IOADDR_ALTERA_AVALON_PIO_DIRECTION(base)    __IO_CALC_ADDRESS_NATIVE(base, 1)
#define IORD_ALTERA_AVALON_PIO_DIRECTION(base)     IORD(base, 1)
#define IOWR_ALTERA_AVALON_PIO_DIRECTION(base, data) IOWR(base, 1, data)

#define IOADDR_ALTERA_AVALON_PIO_IRQ_MASK(base)    __IO_CALC_ADDRESS_NATIVE(base, 2)
#define IORD_ALTERA_AVALON_PIO_IRQ_MASK(base)     IORD(base, 2)
#define IOWR_ALTERA_AVALON_PIO_IRQ_MASK(base, data) IOWR(base, 2, data)

#define IOADDR_ALTERA_AVALON_PIO_EDGE_CAP(base)    __IO_CALC_ADDRESS_NATIVE(base, 3)
#define IORD_ALTERA_AVALON_PIO_EDGE_CAP(base)     IORD(base, 3)
#define IOWR_ALTERA_AVALON_PIO_EDGE_CAP(base, data) IOWR(base, 3, data)

#define IOADDR_ALTERA_AVALON_PIO_SET_BIT(base)     __IO_CALC_ADDRESS_NATIVE(base, 4)
#define IORD_ALTERA_AVALON_PIO_SET_BITS(base)     IORD(base, 4)
#define IOWR_ALTERA_AVALON_PIO_SET_BITS(base, data) IOWR(base, 4, data)

#define IOADDR_ALTERA_AVALON_PIO_CLEAR_BITS(base)  __IO_CALC_ADDRESS_NATIVE(base, 5)
#define IORD_ALTERA_AVALON_PIO_CLEAR_BITS(base)   IORD(base, 5)
#define IOWR_ALTERA_AVALON_PIO_CLEAR_BITS(base, data) IOWR(base, 5, data)
```

PIO register map

Table 10–2. Register Map for the PIO Core

Offset	Register Name		R/W	Fields				
				(n-1)	...	2	1	0
0	data	read access	R	Data value currently on PIO inputs.				
		write access	W	New value to drive on PIO outputs.				
1	direction (1)		R/W	Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.				
2	interruptmask (1)		R/W	IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.				
3	edgecapture (1), (2)		R/W	Edge detection for each input port.				
4	outset		W	Specifies which bit of the output port to set.				
5	outclear		W	Specifies which output bit to clear.				

Notes to Table 10–2:

- (1) This register may not exist, depending on the hardware configuration. If a register is not present, reading the register returns an undefined value, and writing the register has no effect.
- (2) Writing any value to edgecapture clears all bits to 0.

An Avalon-MM master peripheral, such as a CPU, controls and communicates with the PIO core through four 32-bit registers, shown in Table 10–2. The table assumes that I/O ports of the PIO core have a width of n bits.

The PIO core uses native address alignment where the 16-bit slave data maps to the base address $\langle \text{BASE} \rangle$ in the address space of the 32-bit master. The offset refers to the 16-bit slave address space. For example, to access the direction register value, use $\text{BASE} + 0x4$ (offset 1).