

Embedded systems:

Nios II Software development

Nios II system development flow

- Hardware generation process
 - Platform designer to configure and generate a NIOS II system
- Software creation process
 - NIOS II software build tools for Eclipse
 - C/C++ compiler based on GNU toolchain



Platform designer



Nios II software build tools (SBT)

Nios II - nios2_hal/hello_world.c - Eclipse

File Edit Source Refactor Navigate Search Project Run Nios II Window Help

– 🗆 🗙



Nios II system development flow





Hardware Abstraction Layer (HAL)

- HAL must be based on a specific hardware system
- HAL library generation (Nios II):
 - Platform designer generates a hardware system (.vhd + .sopcinfo)
 - NIOS II software Build Tools (SBT) extract system information from the SOPC information file (.sopcinfo).
 - NIOS II Software Build Tools (SBT) generates a custom HAL board support package (BSP) specific to your hardware configuration.
 - System.h: Complete software description of the NIOS II system
 - Changes in the hardware configuration automatically propagate to the HAL device driver configuration when the BSP is re-generated.
- HAL device driver abstraction provides a clear distinction between application and device driver software.
 - Promotes reusable application code that is resistant to changes in the underlying hardware.

Nios II HAL

- Lightweight embedded runtime environment that provides a simple device driver interface for programs to connect to the underlying hardware.
- NIOS II HAL application program interface (API) is integrated with the *newlib ANSI C standard library*.
- Newlib intended for use with embedded system that lack any kind of operating system.
 - Use HW independent parts of the standard C-library
 - Rely on calls to Board Support Package (BSP) for HW specific information
- HAL allows to access devices and files using familiar C library functions such as e.g. printf()



#include <stdio.h>

Newlib: https://sourceware.org/newlib/

BSP Editor

😣 😑 🗉 BSP Editor - settings.bsp			
File Edit Tools Help			
Main Software Packages Drivers Linker Script Er	nable File Generation Target BSP Directory		
SOPC Information /media/psf/Home/workspace/fys4220- CPU name: cpu Operating system: Altera HAL V BSP target directory: /media/psf/Home/workspace/fys4220- Settings	lab/lab4/quartus/nios2_system.sopcinfo ersion: default v ab/lab4/software/lab4_bsp hal sys_clk_timer:	sys_clk_timer 💌	
 sys_clk_timer timestamp_timer stdin stdout stderr enable_small_c_library enable_gprof enable_reduced_device_drivers enable_sim_optimize linker enable_exception_stack exception_stack_size exception_stack_size exception_stack_size interrupt_stack interrupt_stack interrupt_stack_memory_region_name make bsp_cflags_debug bsp_cflags_optimization 	<pre>timestamp_timer: stdin: stdout: stdout: stderr: enable_small_c_library enable_reduced_device_drivers enable_reduced_device_drivers enable_reduced_device_drivers enable_reduced_device_drivers enable_sim_optimize hal.linker enable_exception_stack exception_stack_size: exception_stack_size: exception_stack_size: interrupt_stack_size: interrupt_stack_size: interrupt_stack_memory_region_name: hal.make bsp_cflags_debug: bsp_cflags_optimization:</pre>	none <pre> itag_uart itag_</pre>	
Information Problems Processing			
 Setting "hal.linker.interrupt_stack_memory_region_name" Setting "hal.linker.exception_stack_memory_region_name" Loading drivers from ensemble report. Mapped module: "cpu" to use the default driver version. Mapped module: "sys_clk_timer" to use the default driver 	set to "onchip_mem". " set to "onchip_mem". version.		
			Generate E <u>x</u> it

HAL settings are reflected in the system.h file

NIOS II SW Development

- Each NIOS II program consists of:
 - an application project,
 - optional user library projects, and
 - a board support package (BSP) project
- The build process creates an Executable and Linking Format File (.elf) which runs on a NIOS II processor



#include <system.h>

- Provides a complete software description of the NIOS II system hardware
- Describes each peripheral in the system
 - The hardware configuration of peripheral
 - The base address
 - Interrupt request (IRQ) information (if any)
 - A symbolic name for the peripheral
- NIOS II SBT generates system.h file for HAL BSP projects
- Do not edit system.h !!

Project Explorer 🛛 F F Eab4 [fys4220-lab master] Binaries Includes obj hello world.c Kab4.elf - [alteranios2/le] create-this-app hello world.c~ 🔒 lab4.map lab4.objdump hakefile readme.txt Elab4 bsp [nios2 system] [fys4220-lab master] Archives Includes drivers HAL obj alt_sys_init.c Inker.h system.h libhal bsp.a create-this-bsp 🔒 linker.x hakefile 🚡 mem_init.mk 📄 memory.gdb here a public.mk settings.bsp summary.html

Ex. from a system.h

* System configuration

*

*/

#define ALT DEVICE FAMILY "Cyclone V" #define ALT ENHANCED INTERRUPT API PRESENT #define ALT IRO BASE NULL #define ALT LOG PORT "/dev/null" #define ALT_LOG_PORT_BASE 0x0 #define ALT LOG PORT DEV null #define ALT LOG PORT TYPE "" #define ALT NUM EXTERNAL_INTERRUPT_CONTROLLERS 0 #define ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS 1 #define ALT NUM INTERRUPT CONTROLLERS 1 #define ALT STDERR "/dev/jtag uart" #define ALT STDERR BASE 0x11048 #define ALT STDERR DEV jtag uart #define ALT STDERR IS JTAG UART #define ALT STDERR PRESENT #define ALT STDERR TYPE "altera avalon itag uart" #define ALT STDIN "/dev/jtag uart" #define ALT STDIN BASE 0x11048 #define ALT_STDIN_DEV jtag_uart #define ALT_STDIN_IS_JTAG_UART #define ALT STDIN PRESENT #define ALT_STDIN_TYPE "altera_avalon_jtag_uart" #define ALT_STDOUT "/dev/jtag_uart" #define ALT STDOUT BASE 0x11048 #define ALT_STDOUT_DEV jtag_uart #define ALT STDOUT IS JTAG UART #define ALT STDOUT PRESENT #define ALT STDOUT TYPE "altera avalon jtag uart" #define ALT SYSTEM NAME "nios2 system"

* Define for each module class mastered by the CPU *

*/

#define __ALTERA_AVALON_JTAG_UART
#define __ALTERA_AVALON_ONCHIP_MEMORY2
#define __ALTERA_AVALON_PI0
#define __ALTERA_AVALON_SYSID_QSYS
#define __ALTERA_AVALON_TIMER
#define __ALTERA_NIOS2_GEN2

/* * interrupt_pio configuration

*/

#define ALT MODULE CLASS interrupt pio altera avalon pio #define INTERRUPT PIO BASE 0x11020 #define INTERRUPT PIO BIT CLEARING EDGE REGISTER 0 #define INTERRUPT PIO BIT MODIFYING OUTPUT REGISTER 0 #define INTERRUPT PIO CAPTURE 1 #define INTERRUPT PIO DATA WIDTH 3 #define INTERRUPT PIO DO TEST BENCH WIRING 0 #define INTERRUPT_PI0_DRIVEN_SIM_VALUE 0 #define INTERRUPT_PI0_EDGE_TYPE "FALLING" #define INTERRUPT_PI0_FREQ 50000000 #define INTERRUPT_PI0_HAS_IN 1 #define INTERRUPT PIO HAS OUT 0 #define INTERRUPT_PI0_HAS_TRI 0 #define INTERRUPT PI0 IRQ 5 #define INTERRUPT_PIO_IRQ_INTERRUPT_CONTROLLER_ID 0 #define INTERRUPT PIO IRQ TYPE "EDGE" #define INTERRUPT PIO NAME "/dev/interrupt pio" #define INTERRUPT PIO RESET VALUE 0 #define INTERRUPT PI0 SPAN 16 #define INTERRUPT PIO TYPE "altera avalon pio"

Nios II hardware development

🏣 s	System	Contents 🛛 Addre	ss Map 🛛 Interconnect Requ	irements 🛛					
	Z	System: nios2	_system Path: interrupt_pio_e	xt					
+	Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
			□ clk_0	Clock Source					
		⊳-	clk_in	Clock Input	clk	exported			
×		°−⊂-	clk_in_reset	Reset Input	reset				
100			clk	Clock Output	Double-click to export	clk_0			
			clk_reset	Reset Output	Double-click to export	_			
	~		🗆 onchip mem	On-Chip Memory (RAM or ROM)					
		\bullet \rightarrow	clk1	Clock Input	Double-click to export	clk 0			
		$ \bullet \bullet \longrightarrow$	sl	Avalon Memory Mapped Slave	Double-click to export	[clk1]	■ 0x0000_8000	0x0000_cfff	
		$ \downarrow \downarrow$	reset1	Reset Input	Double-click to export	[clk1]	_	_	
×			曰咀 cpu	Nios II Processor					
		\bullet	clk	Clock Input	Double-click to export	clk 0			
		$ \downarrow \downarrow$	reset	Reset Input	Double-click to export	[clk]			
			data master	Avalon Memory Mapped Master	Double-click to export	[clk]			
			instruction master	Avalon Memory Mapped Master	Double-click to export	[clk]			
		$ \longrightarrow$	ira –	Interrupt Receiver	Double-click to export	[clk]	IRO G		IR0 31 ← \
			debug reset request	Reset Output	Double-click to export	[clk]			
		$ \bullet \bullet \longrightarrow$	debug mem slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	■ 0x0001 0800	0x0001 0fff	
				Custom Instruction Master	Double-click to export		_	-	
			🗆 itag uart	ITAG UART					
		$\blacklozenge \qquad \qquad$	clk	Clock Input	Double-click to export	clk 0			
		$ \downarrow \downarrow$	reset	Reset Input	Double-click to export	[clk]			
		$ \phi \phi \rightarrow$	avalon itag slave	Avalon Memory Mapped Slave	Double-click to export	[clk]		0x0001 104f	
			ira	Interrupt Sender	Double-click to export	[clk]			⊢ 16
			🗆 sys clk timer	Interval Timer					
		\bullet \rightarrow \rightarrow	clk	Clock Input	Double-click to export	clk 0			
		$ \downarrow \downarrow$	reset	Reset Input	Double-click to export	[clk]			
		$ \phi \phi \rightarrow$	sl	Avalon Memory Mapped Slave	Double-click to export	[clk]	■ 0x0001 1000	0x0001 101f	
			ira	Interrupt Sender	Double-click to export	[clk]	_	_	
	~		🗆 sysid	System ID Peripheral					I T
		$\blacklozenge \qquad \qquad$	clk	Clock Input	Double-click to export	clk 0			
		$ \downarrow \downarrow$	reset	Reset Input	Double-click to export	[clk]			
		$ \downarrow \downarrow \downarrow \rightarrow$	control slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	■ 0x0001 1040	0x0001 1047	
			🗆 led pio	PIO (Parallel I/O)			_	_	
		$\blacklozenge \qquad \qquad$	clk	Clock Input	Double-click to export	clk 0			
		$ \downarrow \downarrow$	reset	Reset Input	Double-click to export	[clk]			
		$ \phi \phi \rightarrow$	sl	Avalon Memory Mapped Slave	Double-click to export	[clk]		0x0001 103f	
			external connection	Conduit	led pio ext				
			🗆 interrupt pio	PIO (Parallel I/O)					
		$\bullet + + + \to$	clk	Clock Input	Double-click to export	clk 0			
		$ \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$	reset	Reset Input	Double-click to export	[clk]			
		$\bullet \bullet \downarrow \rightarrow$	sl	Avalon Memory Mapped Slave	Double-click to export	[clk]	■ 0x0001 1020	0x0001 102f	
			external connection	Conduit	interrupt pio ext				
		<	irg	Interrupt Sender	Double-click to export	[clk]			→s
	Y		s1 external_connection interrupt_pio clk reset s1 external_connection irq	Avaion Memory Mapped Slave Conduit PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Interrupt Sender	Double-click to export led_pio_ext Double-click to export Double-click to export Double-click to export interrupt_pio_ext Double-click to export	[clk] clk_0 [clk] [clk] [clk]	 ■ 0x0001_1030 ■ 0x0001_1020 	0x0001_103†	

Accessing HAL peripherals

Useful HAL macros

#include <io.h>

- Provides C language macros IORD and IOWR
- Enables HAL device drivers to access hardware registers
- Components can easily be moved to different address areas without changing the software

Macro	Use
IORD (BASE, REGNUM)	Read the value of the register at offset REGNUM in a device with base address BASE. Registers are assumed to be offset by the address width of the bus.
IOWR (BASE, REGNUM, DATA)	Write the value DATA to the register at offset REGNUM in a device with base address BASE. Registers are assumed to be offset by the address width of the bus.
IORD_32DIRECT(BASE, OFFSET)	Make a 32-bit read access at the location with address BASE+OFFSET.
IORD_16DIRECT(BASE, OFFSET)	Make a 16-bit read access at the location with address BASE+OFFSET.
IORD_8DIRECT(BASE, OFFSET)	Make an 8-bit read access at the location with address BASE+OFFSET.
IOWR_32DIRECT(BASE, OFFSET, DATA)	Make a 32-bit write access to write the value DATA at the location with address BASE+OFFSET.
IOWR_16DIRECT(BASE, OFFSET, DATA)	Make a 16-bit write access to write the value DATA at the location with address BASE+OFFSET.
IOWR_8DIRECT(BASE, OFFSET, DATA)	Make an 8-bit write access to write the value DATA at the location with address BASE+OFFSET.

#include <io.h>

- IORD() / IOWR()
 - Offset is the word offset of the register
 - Word size assumed to be 32-bit so offsets 0,1,2,3 etc, maps to byte offsets 0,4,8,12
- IORD_xxDIRECT() / IOWR_xxDIRECT()
 - Data size oriented
 - Offset is in bytes and choice of macro dictates the width of the access.
 - Can be used to access slave ports that contains byte enables and has multiple values stored in a single wide register

HAL macros

IORD (BASE, 0x1);

3	2	1	0	Word
7	6	5	4	oriented

IORD_32DIRECT (BASE, 0x4);

3	2	1	0
7	6	5	4

IORD_16DIRECT(BASE, 0x2);

3	2	1	0	L
7	6	5	4	C c

IORD_8DIRECT(BASE, 0x7);

3	2	1	0
7	6	5	4

byte oriented

HAL Peripherals

- All peripherals must have a header file that defines the peripheral's lowlevel interface to hardware
- Therefore, all peripherals support the HAL to some extent
- However, some peripherals might not provide device drivers
- If drivers are not available, use only the definitions provided in the header files to access the hardware
- Some peripherals provide functions that are not based on the HAL generic device models
 - For example, Altera provides a general-purpose parallel I/O (PIO) core for use with the NIOS II processor system
 - The PIO peripheral does not fit in any class of generic device models provided by the HAL, and so it provides a header file and a few dedicated functions only

#include "altera_avalon_pio_regs.h"

PIO macros in altera_avalon pio regs.h

#include <io.h>

#define IOADDR_ALTERA_AVALON_PIO_DATA(base) #define IORD_ALTERA_AVALON_PIO_DATA(base) #define IOWR_ALTERA_AVALON_PIO_DATA(base, data)

#define IOADDR_ALTERA_AVALON_PIO_DIRECTION(base) #define IORD_ALTERA_AVALON_PIO_DIRECTION(base) #define IOWR_ALTERA_AVALON_PIO_DIRECTION(base, data) IOWR(base, 1, data)

#define IOADDR_ALTERA_AVALON_PIO_IRQ_MASK(base) #define IORD_ALTERA_AVALON_PIO_IRO_MASK(base) #define IOWR_ALTERA_AVALON_PIO_IRO_MASK(base, data)

#define IOADDR_ALTERA_AVALON_PIO_EDGE_CAP(base) #define IORD_ALTERA_AVALON_PIO_EDGE_CAP(base) #define IOWR_ALTERA_AVALON_PIO_EDGE_CAP(base, data)

#define IOADDR_ALTERA_AVALON_PIO_SET_BIT(base) #define IORD_ALTERA_AVALON_PIO_SET_BITS(base) #define IOWR_ALTERA_AVALON_PIO_SET_BITS(base, data)

#define IOADDR_ALTERA_AVALON_PIO_CLEAR_BITS(base) #define IORD_ALTERA_AVALON_PIO_CLEAR_BITS(base) #define IOWR_ALTERA_AVALON_PIO_CLEAR_BITS(base, data)

__IO_CALC_ADDRESS_NATIVE(base, 0) IORD(base, 0) IOWR(base, 0, data)

__IO_CALC_ADDRESS_NATIVE(base, 1) IORD(base, 1)

__IO_CALC_ADDRESS_NATIVE(base, 2) IORD(base, 2) IOWR(base, 2, data)

```
__IO_CALC_ADDRESS_NATIVE(base, 3)
IORD(base, 3)
IOWR(base, 3, data)
```

__IO_CALC_ADDRESS_NATIVE(base, 4) IORD(base, 4) IOWR(base, 4, data)

__IO_CALC_ADDRESS_NATIVE(base, 5) IORD(base, 5) IOWR(base, 5, data)

PIO register map

Table 10-2. Register Map for the PIO Core

Offset	Register Name		DAW	Fields					
			n/w	(n-1)		2	1	0	
0	read access R Data value currently on PIO inputs.								
U	write access		W	New va	New value to drive on PIO outputs.				
1	direction	(1)	R/W	Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.				sets the	
2	interruptmask (1) R/W IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.			ables					
3	edgecaptu	re <i>(1), (2)</i>	R/W Edge detection for each input port.						
4	outset W Specifies which bit of the output port to set.								
5	outclear W Specifies which output bit to clear.								

Notes to Table 10-2:

(1) This register may not exist, depending on the hardware configuration. If a register is not present, reading the register returns an undefined value, and writing the register has no effect.

(2) Writing any value to edgecapture clears all bits to 0.

An Avalon-MM master peripheral, such as a CPU, controls and communicates with the PIO core through four 32-bit registers, shown in Table 10–2. The table assumes that I/O ports of the PIO core have a width of n bits.

The PIO core uses native address alignment where the 16-bit slave data maps to the base address $\langle BASE \rangle$ in the address space of the 32-bit master. The offset refers to the 16-bit slave address space. For example, to access the direction register value, use BASE + 0x4 (offset 1).